Skip to content
Snippets Groups Projects
Commit 00e13e57 authored by Bas Stottelaar's avatar Bas Stottelaar
Browse files

boards: slstk3402a: use wtimer by default

parent 28d0e468
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
boards/slstk3402a/doc.txt
+ 13
− 13
View file @ 00e13e57
...@@ -55,19 +55,19 @@ This is the pinout of the expansion header on the right side of the board. PIN 1 ...@@ -55,19 +55,19 @@ This is the pinout of the expansion header on the right side of the board. PIN 1
**Note:** some pins are connected to the board controller, when enabled! **Note:** some pins are connected to the board controller, when enabled!
### Peripheral mapping ### Peripheral mapping
| Peripheral | Number | Hardware | Pins | Comments | | Peripheral | Number | Hardware | Pins | Comments |
|------------|---------|-----------------|---------------------------------|-----------------------------------------------------------| |------------|---------|-------------------|---------------------------------|-----------------------------------------------------------|
| ADC | 0 | ADC0 | CHAN0: internal temperature | Ports are fixed, 14/16-bit resolution not supported | | ADC | 0 | ADC0 | CHAN0: internal temperature | Ports are fixed, 14/16-bit resolution not supported |
| I2C | 0 | I2C0 | SDA: PC10, CLK: PC11 | `I2C_SPEED_LOW` and `I2C_SPEED_HIGH` clock speed deviate | | I2C | 0 | I2C0 | SDA: PC10, CLK: PC11 | `I2C_SPEED_LOW` and `I2C_SPEED_HIGH` clock speed deviate |
| HWCRYPTO | — | — | | AES128/AES256, SHA1, SHA256 | | HWCRYPTO | — | — | | AES128/AES256, SHA1, SHA256 |
| HWRNG | — | TNRG0 | | Hardware-based true random number generator | | HWRNG | — | TNRG0 | | Hardware-based true random number generator |
| RTT | — | RTCC | | 1 Hz interval. Either RTT or RTC (see below) | | RTT | — | RTCC | | 1 Hz interval. Either RTT or RTC (see below) |
| RTC | — | RTCC | | 1 Hz interval. Either RTC or RTT (see below) | | RTC | — | RTCC | | 1 Hz interval. Either RTC or RTT (see below) |
| SPI | 0 | USART1 | MOSI: PC6, MISO: PC7, CLK: PC8 | | | SPI | 0 | USART1 | MOSI: PC6, MISO: PC7, CLK: PC8 | |
| Timer | 0 | TIMER0 + TIMER1 | | TIMER0 is used as prescaler (must be adjecent) | | Timer | 0 | WTIMER0 + WTIMER1 | | WTIMER0 is used as prescaler (must be adjecent) |
| UART | 0 | USART0 | RX: PA1, TX: PA0 | Default STDIO output | | UART | 0 | USART0 | RX: PA1, TX: PA0 | Default STDIO output |
| | 1 | USART1 | RX: PC6, TX: PC7 | | | | 1 | USART1 | RX: PC6, TX: PC7 | |
| | 2 | LEUART0 | RX: PD11, TX: PD10 | Baud rate limited (see below) | | | 2 | LEUART0 | RX: PD11, TX: PD10 | Baud rate limited (see below) |
### User interface ### User interface
| Peripheral | Mapped to | Pin | Comments | | Peripheral | Mapped to | Pin | Comments |
......
boards/slstk3402a/include/board.h
+ 2
− 4
View file @ 00e13e57
...@@ -31,12 +31,10 @@ extern "C" { ...@@ -31,12 +31,10 @@ extern "C" {
/** /**
* @name Xtimer configuration * @name Xtimer configuration
*
* The timer runs at 250 KHz to increase accuracy.
* @{ * @{
*/ */
#define XTIMER_HZ (250000UL) #define XTIMER_HZ (1000000UL)
#define XTIMER_WIDTH (16) #define XTIMER_WIDTH (32)
/** @} */ /** @} */
/** /**
......
boards/slstk3402a/include/periph_conf.h
+ 6
− 6
View file @ 00e13e57
...@@ -150,19 +150,19 @@ static const spi_dev_t spi_config[] = { ...@@ -150,19 +150,19 @@ static const spi_dev_t spi_config[] = {
static const timer_conf_t timer_config[] = { static const timer_conf_t timer_config[] = {
{ {
{ {
.dev = TIMER0, .dev = WTIMER0,
.cmu = cmuClock_TIMER0 .cmu = cmuClock_WTIMER0
}, },
{ {
.dev = TIMER1, .dev = WTIMER1,
.cmu = cmuClock_TIMER1 .cmu = cmuClock_WTIMER1
}, },
.irq = TIMER1_IRQn .irq = WTIMER1_IRQn
} }
}; };
#define TIMER_NUMOF PERIPH_NUMOF(timer_config) #define TIMER_NUMOF PERIPH_NUMOF(timer_config)
#define TIMER_0_ISR isr_timer1 #define TIMER_0_ISR isr_wtimer1
/** @} */ /** @} */
/** /**
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment