Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
R
RIOT
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Container Registry
Model registry
Operate
Environments
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
cm-projects
RIOT
Commits
cdcdd185
Commit
cdcdd185
authored
9 years ago
by
Hauke Petersen
Committed by
Thomas Eichinger
9 years ago
Browse files
Options
Downloads
Patches
Plain Diff
boards/nucleo-l1: adapted UART configuration
parent
2e84fbf8
No related branches found
No related tags found
No related merge requests found
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
boards/nucleo-l1/include/periph_conf.h
+3
-5
3 additions, 5 deletions
boards/nucleo-l1/include/periph_conf.h
cpu/stm32l1/include/periph_cpu.h
+0
-1
0 additions, 1 deletion
cpu/stm32l1/include/periph_cpu.h
cpu/stm32l1/periph/uart.c
+0
-1
0 additions, 1 deletion
cpu/stm32l1/periph/uart.c
with
3 additions
and
7 deletions
boards/nucleo-l1/include/periph_conf.h
+
3
−
5
View file @
cdcdd185
...
@@ -72,11 +72,9 @@ static const timer_conf_t timer_config[] = {
...
@@ -72,11 +72,9 @@ static const timer_conf_t timer_config[] = {
#define UART_0_ISR isr_usart2
#define UART_0_ISR isr_usart2
#define UART_0_BUS_FREQ 32000000
#define UART_0_BUS_FREQ 32000000
/* UART 0 pin configuration */
/* UART 0 pin configuration */
#define UART_0_PORT GPIOA
#define UART_0_RX_PIN GPIO(PORT_A, 3)
#define UART_0_PORT_CLKEN() (RCC->AHBENR |= RCC_AHBENR_GPIOAEN)
#define UART_0_TX_PIN GPIO(PORT_A, 2)
#define UART_0_RX_PIN 3
#define UART_0_AF GPIO_AF7
#define UART_0_TX_PIN 2
#define UART_0_AF 7
/**
/**
* @brief GPIO configuration
* @brief GPIO configuration
...
...
This diff is collapsed.
Click to expand it.
cpu/stm32l1/include/periph_cpu.h
+
0
−
1
View file @
cdcdd185
...
@@ -81,7 +81,6 @@ typedef enum {
...
@@ -81,7 +81,6 @@ typedef enum {
}
gpio_af_t
;
}
gpio_af_t
;
/**
/**
* @brief Configure the alternate function for the given pin
* @brief Configure the alternate function for the given pin
*
*
* @note This is meant for internal use in STM32L1 peripheral drivers only
* @note This is meant for internal use in STM32L1 peripheral drivers only
...
...
This diff is collapsed.
Click to expand it.
cpu/stm32l1/periph/uart.c
+
0
−
1
View file @
cdcdd185
...
@@ -99,7 +99,6 @@ int uart_init_blocking(uart_t uart, uint32_t baudrate)
...
@@ -99,7 +99,6 @@ int uart_init_blocking(uart_t uart, uint32_t baudrate)
gpio_t
rx_pin
=
0
;
gpio_t
rx_pin
=
0
;
gpio_af_t
af
=
0
;
gpio_af_t
af
=
0
;
float
clk
=
0
;
float
clk
=
0
;
float
divider
;
uint16_t
mantissa
;
uint16_t
mantissa
;
uint8_t
fraction
;
uint8_t
fraction
;
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment