Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
D
dw1000_driver_freertos
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Service Desk
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Colin Wulf
dw1000_driver_freertos
Commits
e5bd44d5
Commit
e5bd44d5
authored
9 years ago
by
Colin Wulf
Browse files
Options
Downloads
Patches
Plain Diff
dw1000: dtune2 now for prf 64 mhz
parent
1c5f5204
No related branches found
No related tags found
No related merge requests found
Changes
2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
Inc/dw1000_util.h
+1
-0
1 addition, 0 deletions
Inc/dw1000_util.h
Src/dw1000.c
+5
-2
5 additions, 2 deletions
Src/dw1000.c
with
6 additions
and
2 deletions
Inc/dw1000_util.h
+
1
−
0
View file @
e5bd44d5
...
...
@@ -58,6 +58,7 @@ extern dw1000_local_data_t dw1000local; // Static local device data
extern
const
uint8_t
pll2calcfg
;
extern
const
uint16_t
sftsh
[
NUM_BR
][
NUM_SFD
];
extern
const
uint16_t
dtune1
[
NUM_PRF
];
extern
const
uint32_t
digital_bb_config
[
NUM_PRF
][
NUM_PACS
];
extern
const
uint8_t
chan_idx
[
NUM_CH_SUPPORTED
];
extern
const
uint32_t
tx_config
[
NUM_CH
];
extern
const
uint8_t
pll2_config
[
NUM_CH
][
5
];
...
...
This diff is collapsed.
Click to expand it.
Src/dw1000.c
+
5
−
2
View file @
e5bd44d5
...
...
@@ -192,17 +192,20 @@ void dw1000_configure(dw1000_config_t *config) {
(
uint8_t
*
)
&
temp
,
1
);
}
else
{
uint8_t
temp
=
0x20
;
//DECA: dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, 0x20);
dw1000Hal_writeSubRegister
(
DRX_CONF_ID
,
DRX_TUNE1b_OFFSET
,
(
uint8_t
*
)
&
temp
,
DRX_TUNE1b_LEN
);
temp
=
0x28
;
//DECA: dwt_writetodevice(DRX_CONF_ID, 0x26, 1, &temp);
dw1000Hal_writeSubRegister
(
DRX_CONF_ID
,
DRX_DRX_TUNE4HOFFSET
,
(
uint8_t
*
)
&
temp
,
1
);
}
}
//DTUNE2 magic values for prf 64
if
(
config
->
pulse_repetition_frequency
==
DWT_PRF_64M
){
dw1000Hal_writeSubRegister
(
DRX_CONF_ID
,
DRX_TUNE2_OFFSET
,
&
digital_bb_config
[
prfIndex
][
config
->
preamble_acquisition_chunk_size
],
4
);
}
//DTUNE3 set SFD detection timeout count
if
(
config
->
sfd_timeout
!=
DWT_SFDTOC_DEF
)
{
//if default value no need to program it
dw1000Hal_writeSubRegister
(
DRX_CONF_ID
,
DRX_SFDTOC_OFFSET
,
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment